List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used an identifier in an expression, but the identifier does not evaluate to a data type. For example, the identifier may be a module name.
ACTION: Remove the specified identifier from the expression.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.