List of Messages |
CAUSE: The left-hand side (LHS) of a continuous assignment at the specified location in a Verilog Design File (.v) contains the specified variable, which does not have a net type. However, only variables with a net type (wire, wand, etc.) may be assigned using continuous assignments.
ACTION: Declare the specified variable with a net type, or assign it a value in a procedural statement such as an always construct.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.