List of Messages |
CAUSE: In a Generate Statement at the specified location in a Verilog Design File (.v), you used a name that is not is not declared as a Generate Statement index variable, or genvar. An index variable that is used to control a Generate Statement must be declared as a genvar. You cannot use other data types as Generate Loop variables.
ACTION: Make sure each variable used to control a Generate Statement is declared as a genvar.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.