List of Messages |
CAUSE: In a Conditional Statement at the specified location in a Verilog Design File (.v), the generated if condition expression is not a constant.
ACTION: Rewrite the if expression of the Conditional Statement to be a compile-time constant function.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.