List of Messages |
CAUSE: In a Case Statement at the specified location in a Verilog Design File (.v), you used a generated case item expression that is not a constant. Case Statements must use constant values.
ACTION: Rewrite the case item expression of the Case Statement to be a compile-time constant function.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.