List of Messages |
CAUSE: In a Gate Instantiation at the specified location in a Verilog Design File (.v), you specified connections by using named ports. The Quartus Prime software does not support name-based port connections in Gate Instantiations.
g = xor(out, in1, in2)
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.