List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a Function Call, but the Function Call does not pass the correct arguments to the function. The number of arguments passed must match the number of arguments in the Function Definition exactly.
ACTION: Edit the design to make sure the argument list in the Function Call matches the argument list in the Function Definition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.