List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you defined some ports by using Verilog HDL expressions. You must use standard Verilog HDL statements to instantiate modules.
ACTION: Use standard Verilog HDL statements, such as Module Definition and Module Instantiation statements, to instantiate modules.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.