List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a `ifdef or `ifndef compiler directive to begin a nested block that exceeds the specified nesting limit for Quartus Prime Integrated Synthesis.
ACTION: Limit the nesting of 'ifdef or 'ifndef blocks so you do not exceed the nesting limit for Quartus Prime Integrated Synthesis.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.