List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used an `else directive, but did not specify a corresponding `ifdef directive.
ACTION: Add an `ifdef directive or remove the `else directive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.