List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you referenced the specified port, but that port name does not exist in the list of ports for the Module Definition.
ACTION: Make sure the port name reference matches the port name specified in the list of ports for the Module Definition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.