List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you assigned a value the specified sliced object. However, you must not assign a value to a sliced object of that type.
ACTION: Remove the assignment to the sliced object.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.