List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you assigned a value to the specified object; however, you must not assign value to an object of that type.
ACTION: Remove the assignment to the object.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.