List of Messages |
CAUSE: At the specified location in a Verilog Design File (.v), you declared a block without a name. Because of its context, the block requires a name. For example, the block immediately enclosed by a generate loop statement requires a name.
ACTION: Declare a name for the block.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.