List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you declared an array with more than 2**28 bits. Quartus Prime Integrated Synthesis does not support arrays with more than 2**28 bits.
ACTION: Reduce the bit size of the array.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.