List of Messages |
CAUSE: You specified illegal parameters for a macro definition on the command line or in the Analysis & Synthesis Settings.
ACTION: Use legal characters and correct syntax for variables, numbers, and other text in Verilog macro parameters.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.