List of Messages |
CAUSE: In a Macro Definition Verilog Design File (.v) at the specified location, you specified parameters for the macro, but the parameters are not legal parameters.
ACTION: Make sure you use legal characters and correct syntax for variables, numbers, and other text in the macro parameters.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.