List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used what appears to be a Compiler Directive (such as `define); however, the Compiler Directive keyword you used is not recognized by Quartus Prime Integrated Synthesis.
ACTION: Edit the design to use the correct Compiler Directive keyword.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.