List of Messages |
CAUSE: In a Macro Definition at the specified location in a Verilog Design File (.v), you specified parameters for a macro, but the macro parameter contains illegal characters.
ACTION: Make sure you use legal characters and correct syntax for variables, numbers, and other text in the macro parameters.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.