List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a variable index to the specified array, but the variable index is not within the boundaries of the range specified for the variable.
ACTION: Increase the array size to include the whole variable value range.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.