List of Messages |
CAUSE: At the specified location in a Verilog design file (.v), you used a SystemVerilog feature that the Quartus Prime software does not currently support.
ACTION: Restructure your design so that it does not require the unsupported feature. Consult the Quartus Prime Software Help for a list of supported and unsupported features.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.