List of Messages |
CAUSE: In a module instantiation at the specified location in a SystemVerilog Design File (.sv), you used more than one implicit .* port connection. An instance may have at most one such port connection.
ACTION: Remove all but one implicit .* port connection.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.