List of Messages |
CAUSE: In a Verilog Design File (.v) or SystemVerilog Design File (.sv), you declared a packed array dimension with a single-valued range. SystemVerilog allows you to declare unpacked array dimensions with a single-valued range but requires you to specify explicit left and right bounds for packed array dimensions.
ACTION: Specify explicit left and right bounds for the packed array dimension.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.