List of Messages |
CAUSE: In a enumeration data type declaration at the specified location in a Verilog Design File (.v), you did not assign an explicit encoded value to the specified enumeration element. Normally, Integrated Synthesis automatically increment the encoded value assigned to the preceding enumeration element. However, Integrated Synthesis cannot increment the encoded value because it has an 'x' or 'z'.
ACTION: Assign an explicit encoded value to the specified enumeration element, or assign a 2-state encoded value to the preceding enumeration element.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.