List of Messages |
CAUSE: In a always_latch or always_comb construct at the specified location in a Verilog Design File(.v), you specified a sensitivity list. However, always_latch and always_comb constructs do not take a sensitivity list.
ACTION: Remove the sensitivity list.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.