List of Messages |
CAUSE: You attempted to create an XML interface for an entity or module in a Verilog Design File (.v) or VHDL Design File (.vhd). However, the specified port has an unsupported type.
ACTION: Use a supported type for the specified port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.