List of Messages |
CAUSE: In a Verilog Design File (.v), there are two Module Declarations whose names differ only in case. When generating symbol/include/instantiation/component files for these two modules, the symbol file for the first module is overwritten by the symbol file for the second module.
ACTION: Change one of the Module Declarations so that their names are distinct regardless of case.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.