List of Messages |
CAUSE: In a Verilog Design File (.v) or VHDL Design File (.vhd), you used a message_on or message_off synthesis directive to enable or disable the message with the specified ID.
ACTION: Check that you correctly specified the ID for the message you wish to enable or disable. Note that error messages cannot be disabled.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.