List of Messages |
CAUSE: You compared the expected versus actual bus type outputs of simulation. The Simulator determined that the first specified vector source file. This message may occur if the output logic levels in the compiled design do not meet your expectations, or if you have used inappropriate expected output values in the vector source file.
ACTION: You can locate the source of this message to find the node in the vector source file. You can locate the node in design file(s) to check the design file(s) for functional errors. You will obtain the most reliable functional testing results if the vector source file contains simulation outputs rather than user-defined expected outputs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.