List of Messages |
CAUSE: You attempted to generate the specified VHDL Test Bench File for simulation with other EDA tools. However, the EDA Netlist Writer did not generate the VHDL Test Bench File.
ACTION: Refer to the messages that occur above this message in the Messages window or the Messages section of the Report Window for more information on why the EDA Netlist Writer could not generate the Verilog Test Bench File.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.