| List of Messages | |
CAUSE: The design project contains entities that interface with JTAG via the debug hub and the JTAG reserved pins. Under this condition, your design cannot contain pins with names that conflict with the JTAG reserved pins. Examples of these entities that interface with JTAG via a debug hub are Nios II JTAG UART or OCI Debug in the design, OpenCore Plus evaluation of megafunctions, and SignalTap II specified in assignments. The JTAG reserved pins can be created in a VQM design that contains those entities.
ACTION: Remove the entities that interface with JTAG via the debug hub. Alternatively, you can remove the pins with names conflicting with the JTAG reserved pins.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.