| List of Messages | |
CAUSE: In the Logic Section in a Text Design File (.tdf), you did not specify the clock of the specified state machine.
ACTION: Edit the design file and specify the clock signal of the state machine.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.