List of Messages |
CAUSE: You attempted to create a VHDL Design File (.vhd) or Verilog Design File (.v) for the current Block Design File (.bdf). However, the Quartus Prime software cannot create the file because the specified file that is required for this process is not a BDF or a compatible file.
ACTION: Verify that the specified file exists. If the file exists, create the directory for the file or specify the correct path for the file and then restart the process.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.