List of Messages |
CAUSE: The current project contains SignalTap II IP VHDL design files from a different version of the Quartus Prime software that are not compatible with the current version of the Quartus Prime software, which can happen if you copy SignalTap II IP VHDL design files into one of the project directories or if you archived the project with megafunctions.
ACTION: Delete all VHDL design files matching sld*.vhd from the project directory and recompile the project.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.