List of Messages |
CAUSE: You specified a file name using the --testbench_file option. However, the file name you specified is illegal. The file name must be a VHDL Test Bench File (.vht) with a .vt or .vht file extension.
ACTION: Specify a Verilog Test Bench File or VHDL Test Bench File as the file name.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.