List of Messages |
CAUSE: Physical Synthesis for combinational logic is not supported by the specified Formal Verification tool for the current family.
ACTION: Turn off physical synthesis or formal verification.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.