List of Messages |
CAUSE: You attempted to generate a Verilog Design File (.v) by running quartus_cdb with the --write_verilog_file option. However, quartus_cdb cannot generate the Verilog File because the Verilog File path you specified for the --write_verilog_file option is invalid.
ACTION: Specify a valid Verilog File path for the quartus_cdb --write_verilog_file option.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.