List of Messages |
CAUSE: The Verilog Value Change Dump File (.vcd) parsing interval specified has a start time greater than the end time.
ACTION: Specify a valid VCD time interval where the start time is less than or equal to the end time.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.