List of Messages |
module test1 (data, bidir); input data; inout bidir; wire tri_wire; assign tri_wire = bidir; assign bidir = tri_wire ? data : 1'bZ; endmodule
ACTION: Remove the loop from the design and compile it again.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.