List of Messages |
CAUSE: The physical coding sublayer (PCS) bonding channels has zero or multiple master CGB(s) connected at the bonding clock ports.
ACTION: Create phase-locked loop (PLL) instances with master CGB in bonding mode and connect the bonding clock output ports of the master CGB to bonding clock input ports of the PCS bonding channels.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.