List of Messages |
CAUSE: Your design connects the specified ATX (LC) PLL connected to a PCI Express Hard IP block, however the location of the ATX (LC) PLL on the device does not have a connection to a PCIe Hard IP block. As a result, your design cannot progress through the Fitter.
ACTION: Assign the ATX (LC) PLL to the specified location.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.