List of Messages |
CAUSE: The phase-locked loop (PLL) and master CGB have different Avalon Memory-Mapped (AVMM) interfaces.
ACTION: Modify the design to ensure that the PLL and the master CGB share the same AVMM interface.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.