List of Messages |
CAUSE: The specified transceiver phase-locked loop (PLL) is using the xN transmitter clock network to feed one or more transmitter channels outside of its transceiver bank beyond the recommended channel span, data rate, or both.
ACTION: For data rate violations, avoid using the xN transmitter clock network. Instead, use alternate clock network and non-bonding method by changing the transmitter PLL to use x1 clocking. For channel span violations, reduce the number of non-bonded channels to the recommended channel span.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.