List of Messages |
CAUSE: The Auxiliary Transmit Phase-Locked Loop (ATX PLL) output frequency exceeds the maximum frequency of the placed location.
ACTION: Refer to the Stratix V Errata document to determine the correct speed grade and PLL location for the ATX PLL to support the desired output frequency.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.