List of Messages |
CAUSE: Invalid connections from CLKCHNL output port of Transceiver Avalon Memory-Mapped Interface to PLL and/or PLL REFCLK_MUX.
ACTION: Change the connections from Transceiver Avalon Memory-Mapped Interface to PLL and PLL REFCLK_MUX.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.