List of Messages |
CAUSE: You created a Graphic Design File (.gdf), but the dimensions of the signal feeding the specified port conflict. A two-dimensional signal cannot be connected to a single-dimensional port. Once the design is converted, the VHDL Design File will not compile.
ACTION: Correct the design so that the dimension and width is equal for the port and signal, and create the HDL design file again.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.