List of Messages |
CAUSE: You created a Verilog Design File (.v) from the current design file. However, the current design file contains a name that contains a Verilog HDL keyword. This can cause the Verilog Design File to not compile once it is generated.
ACTION: Change the name and create the HDL design file again.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.