List of Messages |
CAUSE: You created a double data rate (DDR) pin group that is driven by the specified DQS I/O pin; however, the Fitter cannot place the DDR pin group because the device does not have enough available DQS I/O pins or DQ I/O pins. This error may occur if you have more pins in the DDR pin group in the design than are available in the device. It may also occur if you have made other assignments to the designated DQS I/O pins or DQ I/O pins in the device that would prevent those pins from being available.
ACTION: Change or delete location assignments to make more designated DQS I/O pins and DQ I/O pins available in the device, or reduce the number of DQS I/O pins and DQ I/O pins in the in the design.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.