| List of Messages | |
CAUSE: The clock input port of the specified receiver fast PLL is not driven by an I/O pin. However, for better receiver input skew margin (RSKM) performance a receiver fast PLL requires a dedicated connection between an I/O pin and the clock input port.
ACTION: Modify the design so that an I/O pin drives the receiver fast PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.