List of Messages |
CAUSE: The Fitter cannot place the specified enhanced PLL because the PLL's output clocks require more than the specified number of regional clocks. This error occurs if you assign the Global Signal logic option to the output clock.
ACTION: Modify the design so that the specified PLL uses fewer regional clocks, or delete the Global Signal logic option for the output clocks.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.